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ABSTRACT OF THE DISCLOSURE 10 
This invention is an Exclusive-Or digital logic circuit. 
A pair of inputs are connected through a biased diode 
circuit to the base-emitter junction of a transistor. When 
one of the inputs is true and the other is false, the 15 
transistor is switched to its opposite state. However, when 
both inputs are either true or false, the transistor is not 
switched. Additional circuitry is included for inverting, 
restoring and amplifying the output from the transistor. 
20 
The invention described herein was made by an em- 
ployee of the U.S. Government and may be manufactured 
and used by or for the Government for governmental pur- 
poses without the payment of any royalties thereon or 25 
therefor. 
BACKGROUND O F  THE INVENTION 
The simplest Exclusive-Or logic circuit is a logic circuit 
having two inputs and a single output. The output is true 30 
(i.e., a pulse or signal is generated) if, and only if, 
one of the inputs is true and the other is false. If both 
inputs are true or both are false, the output signal is 
false. 
Exclusive-Or circuits have found widespread use in 33 
digital logic networks. For example, they have been par- 
ticularly useful in binary adder networks in which one 
binary number is added to another binary number so that 
it is necessary to obtain sum signals and carry signals 
result from the addition. Because of its unique properties, 40 
the Exclusive-Or circuit has found widespread use in 
determining these signals. In addition, Exclusive-Or cir- 
cuits are useful in general digital logic networks. That is, 
they are useful in general data processing systems when 
an Exclusive-Or type logic function is required. 43 
While Exclusive-Or circuits have found widespread use: 
their formation has not been entirely satisfactory. For 
example, many prior art Exclusive-Or circuits have re- 
quired an excessively large number of module connections 
(normally five) to produce a circuit that performs this 50 
one logic function. More specifically, many prior art Ex- 
clusive-Or circuits have been formed from a combination 
of conventional (AND, OR, NOR, NAND, etc.) circuits 
by interconnecting modules containing these circuits. 
And, this interconnection is rather extensive and time- 53 
consuming. Moreover, the interconnection of a large 
number of individual modules raises the possibility of 
interconnection error and reduces the reliability of the 
system incorporating the large number of modules. 111 
addition, the cost of initialiy forming a large number. 00 
of moduies is higher than the cost of forming a single 
mod~lle. Hence, it is desirable to provide an Excliisive-Or 
logic circuit that can be formed in a single mcidriie result- 
ing in the reduced cost and increased reliability. 
Therefore, it is an object of this invention to provide 05 
a new and improved Exclusive-Or logic circuit. 
It  is also an object of this invention to provide a new 
and improved Exclusive-Or digital logic module that is 
simple and uncomplicated. 
It  is still another object of this invention to provide an 70 
Exclusive-Or digital logic circuit that can be formed into 
a single module. 
It is a stlll further object of this invention to provide 
a new and improved Exclusive-Or digital logic module 
that is highly reliable yet simple and uncomplicated. 
SUMMARY OF THE INVENTION 
In accordance with a principle of this invention, new 
and improved Exclusive-Or digital logic circuits are pro- 
vided by uniq~ie combinations of biased diode networlcs 
and switching transistors. In one form, a pair of diodes 
each have a similar terminal connected together and to 
the emitter of a transistor. The other terminals of the 
diodes are connected to separate input terminals and are 
connected together through a biased resistive circuit. The 
biased resistive circuit is also connected to the base of 
the transistor. When one of the inputs is true and the 
other is false, the transistor is switched on. And, when 
both of the inputs are either true or false, the transistor 
is switched off. Hence, the invention provides a simple 
circuit that performs an Exclusive-Or function. And, it 
will be appreciated by those skilled in the art that the 
circuit can be formed into a single logic module. 
In accordance with a further principle of this inven- 
tion, a second transistor is connected to the output of 
the first transistor through a signal restoring network. 
The second transistor inverts and amplifies the output 
from the first transistor so that the output signal is 
restored, inverted and amplified. It  will be appreciated 
by those skilled in the art and others that in certain 
environments, it is essential to include these functions 
in a digital logic module. And, it is easy to add these 
additional elements to the Exclusive-Or circuit of the 
invention to form an overall module that not only pro- 
vides an Exclusive-Or function, but also amplifies, rz- 
stores and inverts the Exclusive-Or output. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a schematic diagram illustrating one embodi- 
ment of the invention that includes the inverting, restor- 
ing and amplifying functions; 
FIGS. 2-5 are alternate embodiments of the invention; 
and 
FIG. 6 is a further embodiment of the invention that 
includes an additional AND function. 
DESCRIPTION OF THE PREFERRED 
EMBODIMENTS 
FIG. 1 illustrates one embodiment of the invention and 
comprises an Exclusive-Or logic circuit illustrated to the 
left of the dashed line and a signal conditioning circuit 
illustrated to the right of the dashed line. The Exclusive- 
Or circuit comprises: first and second diodes designated 
CR1 and CR2; a first PNP transistor designated Q1; and 
first, second, third, and fourth resistors designated R1, R2, 
R3 and R4. 
A first input terminal A is connected to the anode of 
the first diode CRI and a second input terminal B is 
connected to the anode of the second diode CRZ. The 
cathodes of CR1 and CR2 are connected together and 
to the emitter of QI. The first and second resistors 
RB and 1.i2 are connected in series between the anodes 
of CRI and CR2. The jlinction between R I  and R% is 
connected through the third resistor R 3  to a first posiiive 
voltage scir:rce tiesignaied -1 I T l .  The juactiorr between 
Rfr and R 2  is also connected to the base of Ql .  R4 is 
connected between the first negative voltage source, des- 
ignated -V1, and the collector of Q1. 
The signal conditioning circuit comprises: third and 
fourth diodes designated CK3 and CR4; a second PNP 
transistor designated Q2; a first capacitor designated 
CI ;  and, fifth, sixth and seventh resistors designated R5, 
RB and R7'. The collector of QI  is connected through the 
first capacitor C l  to the base of the second transistor 
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Q2. The base of Q2 is also conncctec? lo the anode of the With the above component i~ali~ci, t~ansisior Q2 is 
third diode CR3 and thror~glt the sevenlh resistor R7 to biased on to creaie a zero output signal whprl transistor 
a second posiiivc voltage source designated +VZ The QZ is biased OR. That is, the base bias voltage for Q2 
fifth resistor RS is connected between the collector of is determined by the current flowing from -tVz to -V1 
Q I  and the caihode of CR3. The emitter of Q2 is con- through the circuit comprising R4, R5, CR3 and R7. 
nected to ground. The sixth resistor R6 is connected " And, due to the resistive values the voltage at the base of 
between the collector of Q2 and a second negative source Q2 is cegative when Q l  is OR-this negative voltage turns 
designated -Vz The collector of 4 2  is also connected 4 2  on. However, when QP is turned on the voltage at 
to the cathode of fourth diode CR4, and the anode of the base Q2 becomes positive and it turns off to generate 
CR4 is connected to a third negative voltage source an output voltage between its collector and ground. This 
designated -V3. Finally, the collector of Q2 is connected output voltage is negative and hence is an inversion of 
to an output terminal C. the positive voltage (at the base of QZ) required to 
In operation, when common signals, be they both true create it. Further, because of QZs P factor, it is an 
or both false, are applied to input terminals A and B, amplification of the input signal. 
QP is biased o f  by voltage source +V1. However, when 15 It will be appreciated from the foregoing description 
a true signal is applied to input terminal A and a false that the embodiment of the invention illustrated in FIG. 
signal is applied to input terminal B, or vice versa, Q1 1 is an Exclusive-Or logic circuit plus a circuit for re- 
has a forward-biased base emitter junction and is storing, inverting and amplifying the output from the 
turned on. Exclusive-Or circuit. Both the Exclusive-Or circuit per 
More specifically, in an actual embodiment of the 20 se or the Exclusive-Or circuit plus the signal conditioning 
invention, the following component values were used: network are suitable for formation as a single logic 
module. The overall module will then perform either 
RP, R2-8,200 ohms, % watt an Exclusive-Or function or an Exclusive-Or function 
R3-56,000 ohms, '/4 watt plus amplification, restoration and inversion. 
R4-6,800 ohms, % watt 25 FIG. 2 illustrates an alternative embodiment of the 
Q1-2N1301 invention that comprises an Exclusive-Or circuit on the 
CR1, CR2-IN276 left and a signal conditioning circuit on the right. The 
+V1-+ 12 volts Exclusive-Or circuit comprises: first and second diodes 
-V1-- 18 volts designated CR5 and CR6; first, second, third and fourth 
True--6 volts 30 resistors designated R8, R9, RIQ and RP1; and a first 
False-0 volts NPN transistor designated 4 3 .  The cathodes of CR5 and 
CR5 are respectively connected to input terminals A and 
Considering the foregoing component values and the B. The anodes of CRS and CR6 are connected together 
foregoing true and false values, it will be appreciated by and to the emilter of Q3. R8 and R9 are connected in 
those skilled in the art, that the emitter base junction of 3.5 series between the cathodes of CR5 and CR6. The junc- 
the first transistor QP of the embodiment of the inven- tion between R8 and R9 is connected to the base of 
ion illustrated in FIG. 1 is forward-biased when a true 4 3  and through R10 to a first negative voltage source 
signal is applied to terminal A and a false signal is applied designated -V4. And, RIP is connected between a first 
to terminal B, or vice versa; that is, QP is turned on. positive voltage source, designated +V3, and the collector 
For example, when a 0 volt (false) signal is applied to 4 0  of 4 3 .  
input A and a -6 volt (true) signal is applied to input The signal conditioning circuit of FIG. 2 comprises: a 
B, the voltage of the emitter of Q1 is approximately zero lhird diode designated CR7; fifth and sixth resistors 
and the voltage of the base of Q I  seeks approximately designated RP2 and R13; and a first PNP transistor 
-3 volts; hence, the emitter-base junction is forward- designated Q4. R12 is connected between the collector 
biased. However, the juilction of QP is biased off when q5 of Q3 and the base of Q4. The emitter of Q4 is connected 
either true signals or false signals are simultaneously to ground and the collector of Q4 is connected through 
applied to both of the input terminals because approxi- R13 to a second negative voltage source designated -V5. 
rnately the same voltage is applied to both the emitter and The collector of Q4 is also connected to the cathode of 
the base. Hence, FIG. 1 is an Exclusive-Or circuit where- CR7 and the anode of CR7 is connected to a third nega- 
in Q1 is turned on if, but only if, either of the two inputs tive voltage source designated -Vs. Finally, the collector 
is true and the other is false. R3 optimizes input noise of Q4 is connected to the output terminal C. 
rejection by establishing the proper turn on threshold The Exclusive-Or portion of the invention illustrated in 
for QP. FIG. 2 operates similarly to the Exclusive-Or portion of 
The signal conditioning poi.tion of the embodiment the invention illustrated in FIG. 1 and described above. 
illustrated in FIG. 1 amplifies, restores and inverts the 53 However, b ~ a u s e  FIG. 2 uses an NPN transistor as 
signal from transistor Ql .  The restoring circuit comprises opposed to the PNP transistor of FIG. 1 and because 
the first capacitor CP, the third diode CR3, and the it uses oppositely biased diodes, the bias voltages while 
fifth resistor R5. Tnis circuit sharpens the output from of opposite polarity must also have different values for 
the first transistor. Transistor Q2 inverts the output from a false zero signal and a true negative signal to operate 
Q1 and amplifies it. This output is then applied to the 60 the circ~~it .  S~ecif ical l~,  a -Vq of -18 VOBS and +Vs 
output terminril C. of +12 volts have been used in one embodiment of FIG. 
TX v~il,l GL gle above component values for :he E x c ~ s i v i - ~ r  2; With these values, Q1 is t u r ~ e d  911 for I true/false 
circuit, the foltowirig component values for the signal signal or of false/true signal bat not for a true/trne 
conditioning portion have been used in an ernbocliment of signal or a false/false signat. 
the inverting amplifying portion of 1 :  (i, The "ignal cunditio~ing circuit illustrateii in  FIG. 2 i;l- 
verts and amplifies the olitput from ($3 as  ifid the signs1 
R5, R6-2,700 ohms, %$ watt corrditionii~g circuit illustrated in FIG. 1 .  ALthaugh (94 
RS-15,000 ohms, ?A watt always has the sanle slate as (43 (i.e., Q3 is on when 
Cl-150 p f  Q4 is on) the signal is inverted since complementary 
CR3-IN816 ;O transistors are used. When Q3 is off a positive voltage is 
C R L l N 2 7 6  applied to Q4 and biases it off. However, when Q3 is 
Q2-2N 130 1 turned on, because of the occurrence of an Exclusive-Or 
+Vz-+ 12 volts in:r:~t conciiiion at input tei-rninals A and 13: Q4 is turned 
-Vr-- 18 volts on to generate 2"-ro-volt otltptil signal at the oiiipiit ter- 
-V3--6 volts 73 nlinal C.  More specifically, a positive, reverse bias voll- 
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age is applied to tlle emitter base junction of Q4 when the output signal changes so that the circuit performs an 
Q3 is off. However, when Q3 is turried on because of a Exclusive-Or function. The logical notation for the cir- 
-
true/false input condition, a negative forward bias volt- cuit illustrated in F E ,  4 is A@B because the output is 
age is applied to the emitter base junction of ?.a. The false when the input signals are true and false or vice 
collector of Q3 goes negative due to the bias and true/ versa (or simply A@B for the positive logic convention). 
false input signals to create this negative, forward bias FIG. 5 illustrates still another embodiment of the in- 
for 4 4 .  vention that includes an Exclusive-Or circuit on the left 
In logic notation the output from FIG. 1 is represented and an amplifier circuit on the right. The Exclusive-Or 
as A@B because it generates a true output signal if, and portion of the embodiment of the invention illustrated in 
only if, one of its inputs is true and the other is false. 10 FIG. 5 comprises: a first diode designated CR16; an NPN 
And, in logic notation the output from FIG. 2 is repre- transistor designated Q8; and first, second, third, fourth, 
sented as A@B because it generates a false output signal and fifth resistors designated R19, R20, R21, R22 and 
if, and only if, one of its inputs is true and the other R23. Input terminal A is connected through the series con- 
is false. Or, for the positive logic convention wherein the nected R19 and R20 to input terminal B and through the 
zero volt and -6 volt levels are interpreted as true and 15 series connected R21 and R22 to input terminal B. Hence, 
false, respectively, the output of FIG. 2 is represented as resistors R19, R2@, R21 and R22 form a bridge network. 
A@B.  The junction between R19 and R20 is connected to the 
FIG. 3 is an alternative embodiment of the Exclusive- base of Q8 and the junction between R21 and R22 is con- 
Or portion of the invention and con~prises: first, second, nected to the cathode of CR16. The anode of CR16 is con- 
third and fourth diodes designated CR8, CR9, CRZO 20 nected to the collector of Q8 and through R23 to a first 
and CR11; a PNP transistor designated Q5; and first, positive voltage source designated +V5. The emitter of 
second and fourth resistors designated R14, R15, R16 and Q8 is connected to a first negative voltage source desig- 
R25. nated -Vl0. 
The anodes of CR8 and CR9 are connected together The amplifier circuit of FIG. 5 comprises: a PNP 
and to the base of Q5 through R25. Tlle cathodes of Z5 transistor designated Q9; a second diode designated CR17; 
CRlO and C R l l  are connected together and to the and a sixth resistor designated R24. The junction be- 
emitter of Q5. The cathode of CR9 and the anode of tween R21 and R22 is connected to the base of ~9 and 
CRlO are connected together and to input terminal A. the emitter of Q9 is connected to ground. The collector 
Similarly, the cathode of CR8 and to the anode of CRlP of Q9 is connected to the cathode of CR17 and the anode 
are connected together and to input terminal B. R25 is of CR17 is connected to a second negative voltage source 
connected through R14 to a first positive voltage source designated -Vn. The collector of Q9 is also connected 
designated +V4 and the emitter of Q5 is connected through R24 to a third negative voltage source designated 
through R15 to a first negative voltage source designated -Viz. Finally, the collector of Q9 is connected to the 
-V1. The collector of Q5 is connected to an output output terminal C. 
terminal and through R16 to a second negative voltage 35 The Exclusive-Or portion of the invention illustrated 
source designated -Vs. in FIG. 5 operates so that when both A and B are false 
The ~ ~ ~ l ~ ~ i ~ ~ - ~ ~  embodiment illustrated n FIG. 3 Q9 does not conduct. Hence, C is true. When both A and 
operates similarly to the embodiments illustrated in FIGS. are Q8 does 'Onduct, and Q9 
1 and 2.  That is, when similar signals, both true or false, '1,) biased off by +V5 R23 and CR16. Therefore, 
are applied to input terminals A and B, transistor Q5 for this latter condition C is also true. However, when 
is ,biased off. H ~ ~ ~ ~ ~ ~ ,  when a true signal is applied to One input is true and the other is false, Q8 conducts 
one input terminal and a false signal is applied to the and thereby ,back biases CR16. As a result Q9 is for- 
other input terminal transistor Q5 is biased on. Therefore, ward biased by R21 and R23 and, hence, C is false. 
- Therefore, an Exclusive-Or function is provided by the the logica1 the Output from FPG. 3 is A @ B  45 circuit of FIG. 5. Amplification is provided by 9 9 .  The (or simply A@B for the positive logic convention). 
FIG. 4 illustrates yet another embodiment of the Ex- logical notation for the output of FIG. 5 is A@B (or 
clusive-Or portion of the invention and comprises: first, A@B for the positive logic convention). FIG. 6 illustrates a further embodiment of the inven- 
second, third and fourth diodes designated CR12, CR13, 
tion that is identical to the embodiment illustrated in CRl4 and CR15; first and second transistors designated FIG. except for the addition of third and fourth Q6 and Q7; and first and second resistors designated 
terminals D and E; fifth and sixth diodes designated R17 and Rl8.  Transistor Q6 is a PNP transistor while CR18 and CR19; and ninth, and tenth resistors transistor Q7 is an NPN transistor. designated R26, R27 and R28. Input terminal D is con- cathode of CR12 's 'Onnected the anode '' 
nected to -VI through R26 and to the anode of CR18 CR14 and to input terminal B. Similarly, the cathode 53 through R28. The anode of CR88 is connected to +V2 CR13 is 'Onnected the anode Of CR15 and to input 
through R27. The cathode of CR18 is connected to the A' The anodes Of and CR13 are 'On- base of Q1. Input terminal E is connected to the anode of netted together and through R n  to the base of 0 6  while CR19 and the cathode of CR19 is connected to the col- the cathodes of CRl4  and CR15 are connected together lector of QI. and to the base of 9 7  Hence, diodes CRlt ,  CR13, CR14 Tile addition of CR18, R26, R27, R28 and the third and CRI5 form a diode bridge network. The collector input terminal adds an additional function to the em- of Q7 is connected to ground and the emitter of 0 7  is 
connected to the emitter of Q6. The collector of QA is bodiment illustrated in FIG. I .  Specifically, Q1 is not 
connected through RIB to a first negative voltage source turned on unless both the D input is true and A@B 
designated -V9. Further., the collector of Qh is connected istrue. That in FIG. I the output is an Exclusive-Or 
to an output terminal. 'j3 furletion between A and B logicaliy noted as A@B. In 
'The e~nbociirnent of the ir~vention illustrated in FIG: 4 1'16. 6 the output is an Exclt~sive-Or function of and B 
operates in the manner similar to the Exclusive-Or poi- plus an AND function Iogically nokd as l i ( A @ B ) .  
tion of the embodiments of the invention illustrated in The addition of CR19 to the forrrth inpnt terlninaI E 
FIGS. 1-3. 'That is, when the input signals to input ter- adds another additional function to the embodiment 
minals A and B are similar, i.e. both true or false, the " illustrated in FIG. I. This function iogicaliy is an inhibit- 
transistors are biased off. However, when one input signal Or function. Therefore, the conlbined output at C 011 
is true and the other false, one input signal biases Q6 FIG. 6 is logically noted as D ( A @ B ) + F .  
on and the other input signal biases Q7 on. Hence, when It will be appreciated by those skilled in the art and 
true and false input signals are simultaneously applied, 75 other that the foregoing embodiments of the invention 
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are merely by wr,y of example and that numerous other a first potential connected througl? a second resistor to 
ernbodiments are possible in light of the inventive teach- the collector of said transistor; 
ings. For example, the embodiments of the invention il- a second potential connected through a third resistor 
lustrated in FIGS. 1-6 have been described as controlled to the anodes of said first and third diodes; and 
by negative true signals and zero false signals, however, a third potential diiferent from said second potential 
PIVP transistors can be substituted for NPN transistors ' connected through a fourth resistor to the criiitter 
and vice versa, the polarity of the diodes can be reversed, of said switching transistor whereby 'the potential 
and the polarity of the voltage sources can 'be reversed at the collector of said switching transistor is the 
so that the embodiments are controlled by positive true Exclusive-Or function of potentials applied to the 
signals and zero false signals. Further, the inverting, am- junctions of said first and second, and said third 
plifying and restoring portions of the invention illustrated and fourth diodes. 
and described with respect to FIG. 1 can be used with the 
embodiments of the Exclusive-Or circuits illustrated in References Cited 
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